View TDA3602_737412.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
DATA SHEET
TDA3602 Multiple output voltage regulator
Product specification File under Integrated Circuits, IC01 July 1994
Philips Semiconductors
Product specification
Multiple output voltage regulator
FEATURES * Two VP state controlled regulators (REG1 and REG2) * Regulator 3 operates during load dump or thermal shutdown * Multi-function control pin * A back-up circuit for Regulator 3 via a single capacitor * Supply voltage of -6 V to 50 V (a voltage of -3 V on VP does not discharge capacitor Cbu) * Low reverse current Regulator 3 * Low quiescent current in coma mode * HOLD output * RESET output (LOW at load dump) * High ripple rejection. PROTECTIONS * Foldback current limit protection (Regulators 1 and 2) * Load dump protection * Thermal protection * DC short-circuit safe to ground and VP of all regulator outputs * Reverse polarity safe of pin 1 (VP). No high currents are flowing which can damage the IC * Capable of handling high energy on the regulator outputs. GENERAL DESCRIPTION
TDA3602
The TDA3602 is a multiple output voltage regulator, intended for use in car radios with or without a microprocessor. It contains two fixed voltage regulators with foldback current protection (Regulators 1 and 2), and one fixed voltage regulator that also operates during load dump and thermal shutdown. This regulator can be used to supply a microprocessor. A back-up circuit supplies Regulator 3 during a short period after the power is cut off (negative field decay or engine start procedure). A state control pin (pin 4) controls the device, which can be switched through four stages using the information at this pin. The switching levels at this pin contain hysteresis. RESET and HOLD outputs can be used to interface with a microprocessor. The RESET signal can be used to call up or initialize a microprocessor (power-on reset). The HOLD signal can be used to control the power stages (mute signal in a low end application), or to generate a HOLD interrupt (microprocessor application). An internal Zener diode on the back-up pin allows this pin to withstand a load dump when supplied by the pin using a 100 series resistor. The supply pin can withstand load dump pulses and negative supply voltages.
July 1994
2
Philips Semiconductors
Product specification
Multiple output voltage regulator
QUICK REFERENCE DATA SYMBOL Supply VP positive supply voltage operating Regulator 3 on jump start load dump; Regulator 3 on operating load dump; Regulator 3 on IP Tvj VR1 VR2 VR3 Note 1. Vbu (pin 8) supplied by VP2 with a 100 series resistor and IREG3 < 10 mA. ORDERING INFORMATION EXTENDED TYPE NUMBER TDA3602(1) Note 1. SOT110-1; 1996 August 21. PACKAGE PINS 9 PIN POSITION SIL MATERIAL plastic total quiescent current virtual junction temperature 0.5 mA IR1 250 mA 0.5 mA IR2 140 mA 0.5 mA IR3 50 mA note 1 note 1 coma mode 9.2 6.0 - - 6.5 - - - 14.4 14.4 - - - - 290 - PARAMETER CONDITIONS MIN. TYP.
TDA3602
MAX.
UNIT
18 18 30 50 30 50 - 150
V V V V V V A C
Voltage regulators output voltage Regulator 1 output voltage Regulator 2 output voltage Regulator 3 8.2 4.8 4.8 8.5 5.0 5 8.8 5.2 5.2 V V V
CODE SOT110
July 1994
3
July 1994
handbook, full pagewidth
Philips Semiconductors
VP
1
VP SCHMITT TRIGGER
TDA3602
2 REGULATOR 1
&
V REG1 8.5 V
Multiple output voltage regulator
PROTECTION LOADDUMP / V REVERSE bu POLARITY Q REGULATOR 2 R S 9
V REG2 5 V
4
REGULATOR 3 7 V REG3 5 V 5 V switched R1,R2 on Vsc > 2 V L / H current reset 3 reset
Vbu
8
(back up)
Vbu SCHMITT TRIGGER
V bu Zener (21 V)
&
HOLD CIRCUIT CONTROL
5
hold
Vsc
4
(state control)
STATE CONTROL CIRCUIT
6
MCD346 - 1
ground
Product specification
TDA3602
Fig.1 Block diagram.
Philips Semiconductors
Product specification
Multiple output voltage regulator
PINNING
handbook, halfpage
TDA3602
SYMBOL VP REG1 RESET Vsc HOLD GND REG3 Vbu REG2 1 2 3 4 5 6 7 8 9
PIN
DESCRIPTION positive supply voltage Regulator 1 output reset output state control input hold output ground Regulator 3 output back-up Regulator 2 output
VP REG1 RESET Vsc HOLD GND REG3 V bu REG2
1 2 3 4 5 6 7 8 9
MCD345
TDA3602
Fig.2 Pin configuration.
FUNCTIONAL DESCRIPTION This multiple output voltage regulator contains three fixed voltage regulators, numbered 1, 2 and 3. Two of these can be switched between the on and off states using the state control pin (pin 4). The third (Regulator 3), which is continuously in, can be switched by the state control pin between a low and a high current mode. In addition to Regulators 1 and 2, the device is supplied by an internal switch that is open when the supply voltage falls below the back-up voltage (negative field decay or engine start procedure), or during a load dump. (During this load dump, Regulators 1 and 2 are switched off and RESET is switched LOW). This switched supply voltage (the so-called back-up voltage (Vbu), is available at pin 8. An electrolytic capacitor can be connected to this pin, and the charge on this capacitor can be used to supply the device for a short period after the supply voltage is removed. Three pins are provided for interfacing with a microprocessor: * state control pin * hold output pin * reset output pin. When the supply voltage (VP) is connected to the device, Vbu will rise. When Vbu reaches 7.9 V, the device is in the power-on mode. The RESET output goes HIGH and Regulator 3 is switched on. In a microprocessor application, the RESET output can be used to call up the CPU and to initialize the program. July 1994 5
What follows depends on the voltage at the state control pin (Vsc). In most applications, when the supply voltage is connected, Vsc will rise slowly (e.g. by charging a capacitor).The device will leave the power-on mode and enter the reset mode when Vsc rises above 2.2 V. In both the power-on and reset modes, Regulator 3 will be in the high current mode, Regulators 1 and 2 will be switched off and the RESET output will be HIGH. The device will enter the wake mode when Vsc reaches 2.8 V. The RESET pin will go LOW and the CPU must be switched to the sleep mode. Regulator 3 is still in the high current mode. As Vsc continues rising and the voltage reaches 3.6 V, the stabilizer will be switched into the sleep mode. It will be in a coma mode when Vsc is greater than 3.8 V. In this mode, only the relevant circuits remain operating; this is to keep the power consumption as low as possible i.e. typically 290 A. If the device is switched on with Vsc already higher than 3.8 V, the device will be switched directly from the power-on mode into the coma mode. When Vsc is lowered gradually from 3.6 V (or higher) to 2 V, the device will go from sleep to reset again. Vsc must be lower than 1.1 V to bring the device into the on mode; note that this is not the same as the power-on mode. In this condition, Regulator 3 is in the high current mode, both Regulators 1 and 2 are switched on and the HOLD output will be HIGH (depending on the state of VP and the in-regulation condition of Regulators 1 and 2).
Philips Semiconductors
Product specification
Multiple output voltage regulator
TDA3602
When the device is in the on mode, it will switch back to the reset mode when Vsc rises to 2 V, or when the supply voltage drops below 7.3 V. When VREG3 drops below 3 V, the device will return to the power off mode, regardless of the condition the device was in. LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 134). SYMBOL VP PARAMETER supply voltage operating jump start load dump Regulator 3 on load dump reverse battery voltage Tstg Tvj Vpr Ptot Note 1. Vbu (pin 8) supplied by VP2 with a 100 series resistor and IREG3 < 10 mA. THERMAL RESISTANCE SYMBOL Rth j-a Rth j-c PARAMETER from junction to ambient in free air from junction to case (see Fig.6) THERMAL RESISTANCE 50 K/W 12 K/W storage temperature virtual junction temperature reverse polarity total power dissipation non-operating operating non-operating t 10 min t 50 ms; tr 2.5 ms VP > -3 V; note 1 t 50 ms; tr 2.5 ms; note 1 - - - - - -6 -55 -40 - - 18 30 50 30 50 - +150 +150 6 15 V V V V V V C C V W CONDITIONS MIN. MAX. UNIT
CHARACTERISTICS VP = 14.4 V; Tamb = 25 C; measured in Fig.6; unless otherwise specified. SYMBOL Supply VP supply voltage operating Regulator 3 on jump start load dump IP quiescent current VP = 12.4 V VP = 14.4 V note 1 t 10 min t 50 ms; tr 2.5 ms Vsc > 4V; note 2 - - 280 290 360 - A A 9.2 6.0 - - 14.4 14.4 - - 18 18 30 50 V V V V PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
July 1994
6
Philips Semiconductors
Product specification
Multiple output voltage regulator
TDA3602
SYMBOL Schmitt triggers
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
VP2 SCHMITT TRIGGER (FOR HOLD AND REGULATORS 1 AND 2) Vthr Vthf Vhy Vthr Vthf Vhy Vthr Vthf Vhy Vthr Vthf Vhy Vth Vthr1 Vthf1 Vhy1 Vthr2 Vthf2] Vhy2 Vthr3 Vthf3 Vhy3 Iscl rising voltage threshold falling voltage threshold hysteresis 7.3 6.8 - - - - - - - 7.3 2.5 - - 3.35 2.5 0.85 2.6 1.75 0.85 1.85 1.0 0.85 Vsc 0.8 V Vsc 4 V - - 7.6 7.1 0.5 VR1 - 0.2 VR1 - 0.3 0.1 VR2 - 0.2 VR2 - 0.3 0.1 8.0 7.5 - - - - - - - 8.4 3.5 - - 3.85 2.9 1.0 3.0 2.05 1.0 2.15 1.2 1.0 -1 1 V V V
REGULATOR 1 SCHMITT TRIGGER (FOR HOLD) rising voltage threshold falling voltage threshold hysteresis V V V
REGULATOR 2 SCHMITT TRIGGER (FOR HOLD) rising voltage threshold falling voltage threshold hysteresis V V V
VBU SCHMITT TRIGGER (REGULATOR 3) rising voltage threshold Vbu falling voltage threshold VREG3 hysteresis 7.9 3 4.9 Vthr1 + 0.2 3.6 2.7 0.92 2.8 1.9 0.92 2.0 1.1 0.92 - - V V V
State control pin voltage threshold between sleep and coma voltage threshold wake to sleep voltage threshold sleep to wake hysteresis wake/sleep voltage threshold reset to wake voltage threshold wake to reset hysteresis reset/wake voltage threshold on to reset voltage threshold reset to on hysteresis on/reset input current A A V V V V V V V V V note 2 V
July 1994
7
Philips Semiconductors
Product specification
Multiple output voltage regulator
TDA3602
SYMBOL Reset output VOL VOH IOL IOH VOL VOH IOL IOH
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
LOW level output voltage HIGH level output voltage LOW level output current HIGH level output current
IOL = 0 VOL 0.8 V VOH > 3 V IOL = 0 VOL 0.8 V; note 3 VOH > 3 V
0 2.0 0.3 -0.3
0.2 5.0 0.8 -2.0
0.8 5.25 - -
V V mA mA
Hold output LOW level output voltage HIGH level output voltage LOW level output current HIGH level output current 0 2.0 0.3 -1.5 - 8.2 8.2 - - 60 - 0.4 - - 4.8 4.8 - - 60 - 200 - 0.2 5.0 1.0 -9.0 0.8 5.25 - - V V mA mA
Regulator 1 (IREG1 = 5 mA unless otherwise specified) VREG1 VREG1 output voltage off output voltage 0.5 V IREG1 250 mA 10 V VP 18 V VREG1 VREGL1 SVRR1 VREGd1 IREGm1 IREGsc1 line regulation load regulation supply voltage ripple rejection drop-out voltage current limit short-circuit current 10 V VP 18 V 0.5 mA IREG1 250 mA f = 200 Hz; 2 V (p-p) IREG1 = 250 mA VREG1 > 7 V; note 4 RL 0.5 ; note 4 8.5 8.5 - - - - - 250 8.8 8.8 50 50 - 0.4 1.2 - V V mV mV dB V A mA Vsc > 2.1 V 1 400 mV
Regulator 2 (IREG2 = 10 mA unless otherwise specified) VREG2 VREG2 output voltage off output voltage 0.5 V IREG2 140 mA 8 V VP 18 V VREG2 VREGL2 SVRR2 VREGd2 IREGm2 IREGsc2 line regulation load regulation supply voltage ripple rejection drop-out voltage current limit short-circuit current 8 V VP 18 V 0.5 mA IREG2 140 mA f = 200 Hz; 2 V (p-p) IREG2 = 140 mA VREG2 > 4.5 V; note 4 RL 0.5 ; note 4 5.0 5.0 - - - 1.2 - 130 5.2 5.2 50 50 - - 600 - V V mV mV dB V mA mA Vsc >2.1 V 1 400 mV
July 1994
8
Philips Semiconductors
Product specification
Multiple output voltage regulator
TDA3602
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Regulator 3 (IREG3 = 5 mA unless otherwise specified) VREG3 output voltage 0.5 mA IREG3 50 mA 7 V VP 18 V 18 VP 50 V VREGL3 ILO1 VREG3 VREGL3 SVRR3 VREGd3 IREGm3 Switch Vswd Iswm Notes 1. Minimum operating voltage only if VP has exceeded 8 V. 2. In the sleep mode, Regulators 1 and 2 are off. In the coma mode, the state control circuit is also switched off, to make the quiescent current as low as possible. 3. Hold circuit can sink this current in the RESET state and the ON state. 4. The foldback current protection limits the dissipated power at short-circuit (see Fig.5). 5. The drop-out voltage of Regulator 3 is measured between Vbu and VREG3 (pins 8 and 7). 6. At current limit, IREGm is held constant (behaviour in accordance with the broken line in Fig.5). drop-out voltage maximum current Isw = 50 mA - 140 - - 0.45 - V mA output voltage leakage output current line regulation load regulation supply voltage ripple rejection drop-out voltage current limit sleep mode; IREG3 10 mA; note 2 VP = 0; Vbu = 6 V; VREG3 = 6 V 7 V VP 18 V 0.5 mA IREG3 50 mA f = 200 Hz; 2 V (p-p) IREG3 = 50 mA; note 5 VREG3 > 4.5 V; note 6 - - - 60 - 140 - - - - - - -1 50 50 - 0.4 500 A mV mV dB V mA 4.8 4.8 4.8 4.5 5.0 5.0 5.0 5.0 5.2 5.2 5.2 5.5 V V V V
July 1994
9
Philips Semiconductors
Product specification
Multiple output voltage regulator
Table 1 State control pin. VP1 SCHMITT TRIGGER IS TRUE STATE Coma REG3 (5 V) LOW current REG1 + REG2 off RESET 0 REMARKS
TDA3602
stabilizer consumes low quiescent current; state control circuit is switched off to lower the quiescent current state control circuit on CPU in sleep mode CPU called up normal operation VP1 rises from 0 to 8.5 V or higher (first start-up) VP2 falls from VP to less than 3 V (VREG3 = 2.5 V)
Sleep Wake Reset On Power on Power off
LOW current HIGH current HIGH current HIGH current HIGH current off
off off off on off off
0 0 1 1 1 0
handbook, full pagewidth
COMA V REG3 < 3 V Vsc > 3.8 V Vsc < 3.8 V
SLEEP V REG3 < 3 V Vsc > 3.8 V Vbu < 3 V Vsc > 2.8 V Vbu > 7.9 V POWER OFF POWER ON Vsc > 2.2 V RESET Vsc < 1.1 V and V P > 7.6 V ON
MCD347 - 1
Vsc > 3.6 V
Vsc < 2.7 V
WAKE
Vsc < 1.9 V
V REG3 < 3 V
Vsc > 2.0 V or V P < 7.1 V
V REG3 < 3 V
Vbu = back-up voltage. Vsc = state control voltage. VREG3 = Regulator 3 output voltage.
Fig.3 State diagram.
July 1994
10
Philips Semiconductors
Product specification
Multiple output voltage regulator
TDA3602
handbook, full pagewidth
VP
V bu
REGULATOR 3
state control
reset
REGULATORS 1 and 2
hold
MCD348
Fig.4 Timing diagram.
Table 2
Logic table HOLD function. INPUTS FOR HOLD (note 1) OUTPUT REG1 0 0 0 0 X 1 REG2 0 0 0 X 0 1 HOLD 0 0 0 0 0 1
VBU 1 0 1 1 1 1 Note
VP SCHMITT TRIGGER 0 1 1 1 1 1
ON STATE X X 0 1 1 1
1. 0 = off; 1 = on; X = don't care.
July 1994
11
Philips Semiconductors
Product specification
Multiple output voltage regulator
QUALITY SPECIFICATION
TDA3602
Quality in accordance with UZW-BO/FQ-0601. TEST INFORMATION
handbook, halfpage
VRx
V0 (Regulators 1 and 2)
The outputs of the regulators are measured by means of a selector switch (one by one). In addition, switch SW2 is only closed when Vbu is greater than VP; then the internal switch of the TDA3602 is opened. Vbu (pin 8) can only withstand a 50 V load dump pulse when switch SW2 is kept open or when switch SW2 is replaced by a 100 resistor.
I sc
I REGm
MCD354 - 1
Fig.5 Foldback current protection.
on / off
handbook, full pagewidth
VP SW1 C1 220 nF
1
2
Regulator 1 C3 10 F Regulator 2
8.5 V
VP
V bu V bu SW2 C2 220 nF state control V sc
9 8 C4 10 F
5V RL 2W
V
TDA3602
7
Regulator 3
5 V continuous C5 10F
4
5
hold
6
3
reset
MCD351 - 1
ground
Fig.6 Test circuit.
July 1994
12
Philips Semiconductors
Product specification
Multiple output voltage regulator
APPLICATION INFORMATION Noise Table 3 Noise at regulator outputs dependent on capacitive load (CL). CL 10 F 800 V 500 V 350 V 47 F 220 V 115 V 190 V 220 F 160 V STABILIZER WITHOUT MICROPROCESSOR 2
TDA3602
REGULATOR (NOTE 1) REG 1 2 3 Note IL 150 mA 100 mA 50 mA
Fig.8 illustrates the application circuit for a low end radio set with push switches when no microprocessor is used. The stabilizer can be switched to the on mode by pressing switch SW1. In this mode, Regulators 1 and 2 are switched on, so transistor T1 takes over from switch SW1. The stabilizer can only be switched off by connecting the base of T1 to ground (SW1 not pressed). This can be achieved by pressing switch SW2. The hold signal is only HIGH when the device is in the on mode and both VP and the regulators are available, so that this signal can be used to control the power stages (mute). During a fault condition, this signal turns LOW immediately. When the stabilizer is connected to the supply for the first time, the initial state will be the power-on stage, so Regulators 1 and 2 are not switched on. STABILIZER USED WITH MICROPROCESSOR For a good understanding of the high end application, shown in Fig.10, consult the flow chart of Fig.9. When the set is off, a reset can be generated by connecting the set to the supply for the first time (stabilizer in power-on), or by pressing any key on the key matrix (stabilizer in reset mode). When the reset is generated, the stabilizer is held in the reset mode for a short period by T1. The microprocessor has to take over control by making reset mode equal to 0. The microprocessor can then proceed with the initializing process. After this action, the microprocessor has to check if the correct key has been pressed. If so, the radio can be switched on by making on equal to 0; if not, the microprocessor must switch the device to the coma mode again, by making reset mode and on both equal to 1; (wake mode is entered after a short time constant, determined by R1 x C7 x constant), and switch itself to sleep mode. When the reset is generated for the first time (power-on mode), the mode of the device can be detected by the hold signal. If on = 0 and hold remains LOW, then the microprocessor is in the power-on mode. In this event, the microprocessor must go to the switch-off routine (making on and reset mode both equal to 1).
1. Regulators loaded with 100mA; noise in V RMS (B = 10 Hz to 1 MHz). The available noise at the output of the regulators depends on the bandwidth of the regulators, which can be adjusted by means of the load capacitors. The noise figures are given in Table 3. Although stability is guarenteed when CL is higher than 10 F (over temperature range) with tan () = 1 in the frequency range 1 kHz to 20 kHz, it is recommended to use a 47 F load capacitor for Regulators 1 and 2. When a microprocessor is supplied by Regulator 3 much noise can be produced by this microprocessor. This noise is not influenced by increasing the load capacitor of Regulator 3. The noise on the supply line depends on the supply capacitor. When a high frequency capacitor of 220 nF with an electrolytic capacitor of 100 F in parallel is placed directly over pin 1 (VP) and pin 6 (ground) the noise is minimized. The stabilizer is in 'power on' after the supply is reconnected (Vbu> 7.9 V) and 0.1 < Vsc < 2.2 V. Application circuits STABILIZER WITHOUT MICROPROCESSOR 1 The low end application is illustrated in Fig.7. When switch SW1 is closed, a pulse is generated at the state control input by C5 and R1, and the regulator is switched from power off to the on mode (all three regulators are on). The HOLD signal can be used to control the mute signal for the power amplifiers. This signal is HIGH when all the regulators are in regulation and VP1 Schmitt trigger is true.
July 1994
13
Philips Semiconductors
Product specification
Multiple output voltage regulator
TDA3602
retro - rack on / off
handbook, full pagewidth
VP C1 > 220 F C8 220 nF V bu C8 220 nF reset C5 68 nF state control R1 47 k
Regulator 1 1 2 C2 10 F 8 Regulator 2 9 C3 10 F 3 5V 8.5 V
SW1
TDA3602
7 Regulator 3 C4 10 F hold 5 V continuous
4 5 6
mute
ground
MCD349 - 1
Fig.7 Low end application circuit.
retro - rack
handbook, full pagewidth
battery C1 > 220 F C8 220 nF
VP
Regulator 1 1 2 C2 10 F 8.5 V
V bu C5 3.3 F R1 100 k state control C6 100 nF
8
9
Regulator 2 5V C3 10 F
TDA3602
7
Regulator 3 5 V continuous C4 10 F
4
5
hold
mute
R2 2.2 k
6
3
reset
ground T1 on SW1 R3 47 k
MCD350 - 1
off SW2
Fig.8 Application circuit 2.
July 1994
14
Philips Semiconductors
Product specification
Multiple output voltage regulator
TDA3602
handbook, full pagewidth
SET OFF Reset - pulse by pressing any key RESET- MODE = 0
READ KEY
no
KEY = SET ON
yes
ON = 0 RESET- MODE = 1
SET ON READ KEY
yes
KEY = SET OFF
no
RESET
MCD353 - 1
ON = 1 RESET- MODE = 1
SET OFF
Fig.9 Flow chart for high end application.
July 1994
15
July 1994
handbook, full pagewidth
retro - rack VP Regulator 1 1 2 C2 10 F 9 8 5V C3 10 F 7 state control 4 C7 100 nF 6 stabilizer on R2 15 k hold reset R4 120 k I / O ports ground C5 1 F R6 82 k 3 reset 5 hold Regulator 3 C4 10 F 5 V continuous Regulator 2 8.5 V C1 220 F V bu C6 220 F C8 0.68 F
Philips Semiconductors
battery
infrared
VP R1 39 k
ir in
TDA3602
Multiple output voltage regulator
rows
columns
open collector
on
16
T1
R3 120 k
reset-mode
80C51 CPU
security in
MCD352 - 1
ground
security
Product specification
TDA3602
Fig.10 High end application circuit.
Philips Semiconductors
Product specification
Multiple output voltage regulator
Example of a modern car radio design with the TDA3602 DESIGN CONSIDERATIONS A modern car radio set meets the following design considerations: 1. Semi on/off logic. The radio set has to switch on/off by pressing the on/off key or by switching the ignition 2. Security code check 3. Low quiescent current in standby (this means that the microprocessor is off when the set is off) 4. The set must recover the state it had before an engine start or load dump 5. Apart from HOLD, RESET and VP only two more I/O lines are used for full on/off logic 6. Supply by 1 or 2 supply lines 7. Radio Data System (RDS) should be implemented in the set, but this is not a regulator problem 8. Lights must switch off during load dump Although the TDA3602 is designed only to be supplied by a continuous supply (battery), it is also possible to use both a continuous and a switchable supply (ignition). The ignition can be used to supply also the TDA3602, although in this event additional circuitry is needed. APPLICATION CIRCUIT WITH (SEMI-)FULL ON/OFF LOGIC The application circuit of Fig.11 will meet all the above mentioned design considerations. Three circuit parts can be distinguished:
TDA3602
1. When the set has been disconnected from the supply, the microprocessor must be initialized at connection to the supply for the first time. The output ports of the microprocessor are in a random state. To ensure correct initialization, a reset has to be generated. This is accomplished by the power-on state of the TDA3602. In this state the reset output is HIGH and Regulators 1 and 2 are disabled (despite the voltage on the state control pin Vsc being below 1.1 V). Only after the voltage on the state control pin has risen above 2.2 V can Regulators 1 and 2 be switched on again by pulling the state control pin below 1.1 V. 2. In the sleep mode the microprocessor should be called up by pressing the on/off key (normal off condition). Now the reset is also generated by the RESET output of the TDA3602. This reset output will go HIGH when Vsc decreases from the value VREG3 to below 1.9 V. 3. At fault conditions (VP below 7.1 V, VREG1 < VREG1 nominal -0.3 V or VP > 1 8 V), HOLD drops to logic 0 and the microprocessor switches off the set. In accordance with the design considerations is that the mode of operation must switch to the state it was in before an engine start or load dump occurred. To achieve this the HOLD output of the TDA3602 can be used to generate a reset pulse (only when Vsc remains below 1.1 V). The RESET and HOLD outputs of the TDA3602 are combined to generate the reset pulses. The pulses are created by differentiating the outputs, using capacitors C8 and C9. The reset pulses are added by means of the diodes D2 and D3. The time constants are: * tresres(rise) = 3 x R7 x C8 = 3 x 10 k x 1uF = 30 ms on/off button S1 should be pressed for at least 30ms, before the microprocessor will see this * treshold(rise) = 3 x R7 x C9 = 5.4 ms * tres(dis) = 3 x R8 x C8 = 140 ms * treshold(disl) = 3 x R9 x C9 = 25 ms the microprocessor has to wait and check if HOLD remains LOW for at least 25 ms before it switches off; now it is certain that a correct reset will occur to wake up the microprocessor again.
Reset circuitry
A reset is required to call-up the microprocessor when it is switched to the sleep mode or the power-on reset (first initialization of the microprocessor). To achieve this, three different types of resets should be generated:
July 1994
17
July 1994
C1 220 F 16 V C2 220 nF TR2 VP V bu REG2 TR3 C12 47 F R ex1 D4 100 R1 SC R4 100 k REG1 REG3 R6 47 k RESET GND HOLD C9 180 nF C7 10 F C11 47 F C6 47 nF C3 220 F
handbook, full pagewidth
Philips Semiconductors
retrack
xc1
x1
A4
ignition xc2
x2
L1
TDA3602
A7 TR1 R3 180 k R5 100 k
Multiple output voltage regulator
battery 14.4 V
R2 390 k
1 k
BULB UNIT
TR4
xc3
x3
18
R7 10 k D1 S1 S2 S3 I/O P1.0 security open-drain outputs key matrix P1.1 P1.2 P0.1 P0.2 V P I O O I reset I hold R8 47 k D2 D3 R9 47 k
xc4
x4
C8 1 F
C10 47 nF
R10 47 k
mute power stage
P0.0
on/off
XTAL1
mP 80C51
C11 47 nF
MSA723
C11 47 nF
Product specification
TDA3602
Fig.11 Application with all features of semi on/off logic.
Philips Semiconductors
Product specification
Multiple output voltage regulator
A reset by the hold function can only be created when the state control pin remains LOW. This is accomplished by means of transistor T1 when Port P0,0 is high ohmic. Because of resistors R2, R3 and R5 the transistor will switch off when Vignition falls below a level of 5.0 V. During an engine start, when Vignition reaches voltages as low as 5 V, the transistor will switch off. Regulators 1 and 2 are already switched of by means of the VP Schmitt-trigger, causing the HOLD output to go LOW. When Vignition again increases the transistor will be switched on again (Port P0,0 has to be open = logic 1), thereby switching the state control pin to 0 V. As Vignition continues to increase above 7.6 V (Vrise of the VP1 Schmitt-trigger) Regulators 1 and 2 will again switch on causing the HOLD output to go HIGH, creating a new reset pulse. The set can also be switched off by opening the ignition key, causing transistor T1 to switch off. When the ignition key is closed again, the set will restart to the original situation that existed before the ignition key was opened. The charge time of C6 equals 3 x R4 x C6 = 14ms. This is less than the reset time tresres(rise). To avoid the TDA3602 switching to coma mode before the microprocessor is awakened, a double function has been given to T1. During a reset pulse T1 is on (because of resistor R7), thus Vsc will remain 0 V provided a reset occurs. After the reset pulse has disappeared, the microprocessor is able to fully control Vsc by mean of Port P0,0 or Port P1,1.
TDA3602
Bulb circuitry
The lights are switched on provided the RESET output of the TDA3602 is HIGH. This normally occurs when the set is switched on. Only at first connection (power-off) will the RESET output be HIGH when the set is off. In this event the lights are also switched on. This is not a problem because the required time for initializing the microprocessor will be very short. When a load dump occurs, the RESET output will go LOW, disabling the lights. With the aid of this feature it is possible to prevent the light bulbs being damaged at load dump.
Noise.
Regulators 1 and 2 are loaded with a 47 F/16 V load capacitor because of output noise. With this value the output noise will be lower than 220 V for Regulator 1 and lower than 120 V for Regulator 2 (see Table 3 and associated text). To minimize the noise on the supply line, capacitors C1 and C2 should be placed as close as possible across the supply and ground pins of the TDA3602.
Timing diagram
In the timing diagram all of the situations which can occur are shown (see Fig.12). A HIGH of switch S1 indicates that S1 is pressed. A HIGH on Port P0,0 indicates that Port P0,0 is high ohmic (Port P0 is an open-collector output). If no open-collector output is available another port can be used, but an extra diode has to be added in series with this port to prevent T1 being switched on by this port. A HIGH for the microprocessor indicates that the microprocessor is operating, a LOW indicates that the microprocessor is in standby mode. The following situations are covered in the timing diagram: 1. Initialization of the microprocessor (TDA3602 in power-off mode) 2. Switching the ignition with the set off (Port P0,0 = logic 0) 3. Switching the set on/off/on by pressing S1 sequentially (ignition available) 4. Switching behaviour at engine start and load dump (set on) 5. Switching the set off and on again by switching the ignition.
Security code circuitry
When the set is off and it is pulled out of RETRACK, x3 and x4 are disconnected thereby switching the base of transistor T1 to the output voltage of Regulator 3 (using resistors R5 and R6). Transistor T1 is starting to conduct and a RESET pulse is generated. The microprocessor is activated and checks if Port P1,0 = logic 1. If this is so, the microprocessor knows that the set is pulled out of RETRACK and that time is limited to finish the program correctly (because the microprocessor is operating on the charge of capacitor C3). The security flag has to be set in an EEPROM and the microprocessor can switch to power-down before Regulator 3 switches to power-off. Another possibility is that the set was running and pulled out of RETRACK. Now a hold is generated, and the hold interrupt routine has to check the security in Port P1,0. R6 is an internal resistor in the microprocessor. An external resistor limits however the spread.
July 1994
19
Philips Semiconductors
Product specification
Multiple output voltage regulator
The timing diagram can only be understood after a thorough investigation of the flow charts (see section Flow chart semi on/off logic with security code). Furthermore short and long RESET pulses can be seen (see Fig.12).
TDA3602
Flowchart semi on/off logic with security code
This section describes the software for controlling the TDA3602 (semi on/off logic). A "o" in the flowchart flow diagram Fig.13, indicates that the port mentioned is switched as an output. A "1" indicates that the port mentioned is switched as an input (temporarily). The flowchart of figure 13 can be used for semi on/off logic.
A4 handbook, full pagewidth V battery
A7 ignition
V REG3
reset
microprocessor reset
V SC
S1
microprocessor
REGULATORS 1 and 2
hold
P0. 0 initialization on off switch 1 on engine start load dump off by ignition
MSA724
Fig.12 Timing of the applications.
July 1994
20
Philips Semiconductors
Product specification
Multiple output voltage regulator
TDA3602
handbook, full pagewidth
START
P1, 0 ? =0 P1, 0 ? WAIT 25 ms
= 1 set disconnected
= 1 first connection Po, 2 = 0 SEC FLAG = 0 SET FLAG = 0 P0, 0 = 0 (o)
HOLD ? =0 SET FLAG ? =1 P0, 0 (in) =1 P0, 0 = 0 (o)
=1 SET FLAG = 1 =0 SET ON
P: POWER DOWN
STOP
=0
yes SET FLAG = 1
S PRESSED ?
no
INTERUPT HOLD = 0
=1
HOLD ? =0
WAIT 10 ms
RTI
P0, 0 = 1 (o)
P0, 0 = 0 (o)
(1) set pulled out of RETRACK =1 P1, 0 ? =0 yes no
SEC FLAG = 1 P0, 0 = 1 (o) P POWER DOWN
TIME OUT = 25 ms ?
hold LOW because of: regulator fault ignition = 0
MSA728
STOP
Fig.13 Interfacing flow chart TDA3602.
July 1994
21
July 1994
C1 220 F 16 V C2 220 nF TR2 VP V bu REG2 C12 47 F TR3 C3 220 F R1 SC R4 100 k REG1 REG3 R6 47 k RESET GND HOLD C9 180 nF C7 10 F C11 47 F C6 47 nF
handbook, full pagewidth
Philips Semiconductors
retrack
xc1
x1
L1
A4
ignition xc2
x2
TDA3602
A7 TR1 R3 180 k R5 100 k
Multiple output voltage regulator
battery 14.4 V
R2 390 k
1 k
BULB UNIT
TR4
xc3
x3
22
R7 10 k D1 S1 S2 S3 I/O P1.0 security open-drain outputs key matrix P1.1 P1.2 P0.1 P0.2 V P I O O I reset I hold R8 47 k D2 D3 R9 47 k
xc4
x4
C8 1 F
C10 47 nF
R10 47 k
C6 47 nF
mute power stage
P0.0
on/off
XTAL1
mP 80C51
C11 47 nF
MSA725
C11 47 nF
Product specification
TDA3602
Fig.14 Application with all features of full on/off logic.
Philips Semiconductors
Product specification
Multiple output voltage regulator
FULL ON/OFF LOGIC
TDA3602
halfpage
Using application circuit Fig.14, full on/off logic can be achieved. Also extra software loops are required to enable the set when ignition is off. The set can be controlled by Port P1,1 if the ignition is off (thus no extra I/O ports of the microprocessor are required for full on/off logic).
START
P1, 1 = 1 (i) X = Sx
X
Sx + 4 ? yes P0, X = 0 Y = Sy
no
Because Port P1,1 is a part of the key matrix the complete key-scan loop must be finished within less than 0.5 x R4 x C6 = 2.4 ms, otherwise the TDA3602 will enter the reset state and Regulators 1 and 2 are switched off during this key-scan loop. When the time of the complete loop is within 2.4 ms the Vsc will remain below 2 V (thus Regulators 1 and 2 remain on). It is also possible to switch Port P1,1 during the key-scan loop sequentially from output (logic 0) to input. If this is achieved within a time period of 1 ms, Vsc cannot become HIGH long enough to switch Regulators 1 and 2 off. When ignition is available, transistor T1 overrules Port P1,1. In this event no variation on Vsc is seen during the key-scan loop. The flow chart presented in Fig.15 is only required for the full on/off logic application of Fig.14. The complete key-scan routine must be finished within 2.4 ms (when ignition is off) and that the key-scan routine has to end with a statement P1,1 = logic 0. In the flow chart of the key-scan routine, Sx is the start value of the rows and Sy the start value of the columns. With Sx = 1 and Sy = 1, one '0' is shifted on the output ports P0,1 to P0,5 and the input ports P1,1 to P1,5 are being read sequentially per shift action.
Y
Sy + 4 ? yes
no
t
R4 x C6 x in (5/3) t 2.4 ms
input P1, Y Y=Y+1
P0, X = 1 X=X+1
P1, 1 = 0 (o)
Connections between microprocessor and Regulator 2 supplied
MSA727
STOP
Fig.15 Software key matrix with loops.
When digital ICs, supplied by Regulator 2, are connected to I/O ports (especially Ports 1 and 2), special attention in the software has to be taken to avoid currents flowing from Regulator 3 to Regulator 2. Because of ESD diodes in digital ICs a current can flow from an output port (which is in a high state) through the ESD diode into Regulator 2. This will cause an increase in the quiescent current of the set. The recommended action to avoid this problem is to switch the specific I/O ports to logic 0.
July 1994
23
Philips Semiconductors
Product specification
Multiple output voltage regulator
TDA3602
handbook, full pagewidth
ignition switch = open (set was on with ignition off) VSC 2V t S1 2.4 V
P1. 1 open P0. 1 0
P0. 2
REGULATORS 1 and 2 key scan cycle S1 pushed to switch-off S1 pushed to switch-on
MSA726
Fig.16 Timing key matrix.
July 1994
24
Philips Semiconductors
Product specification
Multiple output voltage regulator
PACKAGE OUTLINE SIL9MPF: plastic single in-line medium power package with fin; 9 leads
TDA3602
SOT110-1
D
D1 q P P1 A2
A3 q1 q2
A A4 seating plane E pin 1 index
L 1 Z b2 e b b1 wM 9 Q
c
0
5 scale
10 mm
DIMENSIONS (mm are the original dimensions) UNIT mm A 18.5 17.8 A2 max. 3.7 A3 8.7 8.0 A4 15.8 15.4 b 1.40 1.14 b1 0.67 0.50 b2 1.40 1.14 c 0.48 0.38 D (1) 21.8 21.4 D1 21.4 20.7 E (1) 6.48 6.20 e 2.54 L 3.9 3.4 P 2.75 2.50 P1 3.4 3.2 Q 1.75 1.55 q 15.1 14.9 q1 4.4 4.2 q2 5.9 5.7 w 0.25 Z (1) max. 1.0
Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT110-1 REFERENCES IEC JEDEC EIAJ EUROPEAN PROJECTION
ISSUE DATE 92-11-17 95-02-25
July 1994
25
Philips Semiconductors
Product specification
Multiple output voltage regulator
SOLDERING Introduction There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used. This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011). Soldering by dipping or by wave The maximum permissible temperature of the solder is 260 C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds. DEFINITIONS Data sheet status Objective specification Preliminary specification Product specification Limiting values
TDA3602
The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (Tstg max). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit. Repairing soldered joints Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 C, contact may be up to 5 seconds.
This data sheet contains target or goal specifications for product development. This data sheet contains preliminary data; supplementary data may be published later. This data sheet contains final product specifications.
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.
July 1994
26

▲Up To Search▲

Price & Availability of TDA3602

	To Download TDA3602 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .